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The interpoly dielectric SiO2–SiN–SiO2 in floating gate NAND flash memory, as it is used to bolster both programming speed
and data retention, has been extensively investigated in studies examining plasma nitridation technologies. The bird’s beak, as
found on an interpoly dielectric edge, likely contributes to a degradation program/erase performance and reliability in cell
operation and is abnormally increased above 12 Å during gate sidewall oxidation. This phenomenon can be effectively reduced to
less than 1.5 Å through the application of nitrogen plasma nitridation on the floating gate and on the top oxide of the interpoly
dielectric. In terms of control gate coupling capability and program voltage, both the physical and electrical properties of the
interpoly dielectric can improve by 6% and 1.2 V, respectively. Nevertheless, this study found that data retention problems
resulting from plasma nitridation, a process which induces the oxynitride remaining in shallow trench isolation, are the source of
electron leakage through the word line. To reduce charging loss and sustain the coupling capabilities of the control gate, selective
oxynitride removal with diluted HF is proposed. This interpoly dielectric can enhance memory characteristics and also extends the
functional limitation of the NAND flash memory to the 40 nm generation.
© 2010 The Electrochemical Society. DOI: 10.1149/1.3465657 All rights reserved.
Manuscript submitted March 2, 2010; revised manuscript received June 25, 2010. Published July 26, 2010.
0013-4651/2010/1579/H904/4/$28.00 © The Electrochemical SocietyNonvolatile memories have been growing rapidly in recent years
due to the increasing demands of portable and embedded devices.
Among them, floating gate FG NAND flash is a sequential access
device used for mass storage applications. It achieves a higher den-
sity at a lower cost per bit, making it ideal for MP3 players and
digital cameras as well as applications requiring mass storage of
data. However, as the devices have become smaller, problems with
the process and the fundamental physical limitations of the FG
NAND flash memory cells have risen. First, the abnormal increase
in gate oxide and interpoly dielectric IPD thickness degrades the
intrinsic oxide reliability during thermal oxidation processes.1,2 To
address these problems, nitrogen was introduced on the polydielec-
tric interface to eliminate gate oxide and IPD deterioration. How-
ever, a precise nitrogen profile is difficult to control using a conven-
tional rapid thermal process RTP, which may induce device
failure.3,4 Second, in the past decade, the IPD film has become a
critical process in the dimensions of an aggressive device. To
achieve a high control gate coupling ratio GCR without sacrificing
IPD capabilities, the critical thickness of the IPD stack films should
be further reduced to maintain the GCR during dimension
shrinkage.5,6 However, the current leaking through the IPD film has
been found to be the primary factor that limits reliability.7-9 To re-
duce the leakage current or direct tunneling current, a small equiva-
lent oxide thickness EOT with a higher dielectric constant value is
required to enhance the GCR and programming speed and to address
the reliability problems.
The introduction of stronger Si–N bonds on an FG surface
through the application of a NH3 or N2O RTP can likely obtain the
dielectric densification and interface reoxidation and reduce the de-
fects in the interface state.10-13 Unfortunately, the rapid temperature
nitridation RTN method suffers from a high thermal budget and
random nitrogen distribution problems. Recently, a high-k IPD ma-
terial combined with a cell planarization structure was put forward
as antidote to gate leakage. This retained the same EOT without
degradation of the GCR or data retention performance.14,15 How-
ever, higher dielectric constant materials such as Al2O3, HfO2, or
HfAlO films likely suffer from a lower crystallization temperature
and do not prevent severe current leakage because of their inevitable
thermal oxidation processes and high thermal budget.16,17 Accord-
ingly, plasma nitridation technology provides a solution which al-
lows a thicker physical dielectric film aimed at reducing gate leak-
age current without degrading the gate capacitance.18,19
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plasma nitridation as well as plasma oxidation on IPD stack films.2
In this paper, two types of plasma nitridation technologies, a low
temperature MW generation mode and a radio frequency rf gen-
eration mode, were introduced to extend the FG NAND flash
memory capability for bird’s beak inhibition and to lower the re-
quired programming voltage. At the same time, the charge loss as-
sociated with plasma nitridation was analyzed by verifying the
threshold voltage deviation of the memory cells after 5 h baking at
250°C. Diluted hydrofluoric acid DHF with a high wet etching
selectivity between silicon nitride SiN and oxynitride SiON was
proposed to address the charge loss problem. This technology, a
merger of the nitrided IPD stack film with a DHF wet etching pro-
cess, was shown to not only enhance the control gate CG coupling
capability but also to sustain the low gate current leakage without
sacrificing reliability performance.
Experimental
The FG NAND flash memory cells were fabricated using dual
gate oxide and dual depth shallow trench isolation STI technology.
After various ion implantations for device definition, a standard wa-
fer clean procedure was performed. Dual gate oxides of 410 and 8.0
nm thickness were individually grown on peripheral devices and
memory cells, respectively. Nondoped polysilicon and silicon nitride
films were deposited on the gate oxide. Then, the active region, with
a pitch of 140 nm, was patterned using ArF illumination lithography
and high density plasma etching, and a self-aligned STI process was
performed. A deposition of n-type polysilicon together with a self-
aligned poly CMP was completed to form the FG. A wet etching
process was performed to dip the STI oxide to control the GCR area.
Afterward, various nitrogen concentrations Nit % and plasma gen-
eration modes, involving 500°C of 2.45 GHz MW mode and a 13.56
MHz rf mode at room temperature with and without 1000°C post-
nitridation anneals PNAs, were performed on the exposed FG.
Consequently, the SiN- and SiON-like films from the plasma nitri-
dation formed on the FG and STI surfaces, respectively. The con-
centration of 0.125% DHF was studied to selectively etch SiON
onto an STI surface for cutting off the current leakage path. Follow-
ing the bottom oxide, SiN, top oxide, and top plasma nitridation
were carried out in an MW mode. The word-line sheet resistance
with 15 / was defined using WSix as a gate electrode, followed
by a pocket implant boron, 2.0  1012 cm−2, 10 keV and source/
drain implantations As, 2.0  1013 cm−2, 25 keV. The gate side-
wall oxidation was incorporated at 950°C for 30 min and a N2 rapid
temperature annealing was performed. The interlayer dielectric
deposition combined the high aspect ratio contact hole with atomicCS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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Sequentially, the backend of the line process, which included three
metal layers and passivation, was fabricated using ArF lithography,
phase shift mask technologies, and high density dry etching plasma.
The edge IPD profile was verified by a transmission electron
microscope TEM. The nitrided polysilicon wafers and oxynitride
STI wafers were etched with the DHF solvent and an X-ray photo-
electron spectroscopy was used to measure Nit %. A secondary-ion
mass spectrometer SIMS was used to measure nitrogen distribu-
tion. The EOT and leakage current were measured with a finger-type
Hewlett-Packard HP 4156 capacitor. The miniarray of 576 bit cells
was analyzed as a testing vehicle for programming voltage and for
the verification of data retention failure before and after the
250°C/5 h baking.
Results and Discussion
Schematic drawings of a memory cell cross section along a bit
line and a word line are shown in Fig. 1a and b, respectively. Sub-
sequent to the gate sidewall oxidation, the increasing IPD edge
thickness associated with the various plasma nitridation conditions
is shown in Fig. 1c. The inevitable increase in the IPD edge thick-
ness that occurs during the gate sidewall oxidation can be signifi-
cantly eliminated by increasing the level of Nit %. The TEM pic-
tures along bit-line directions inset in Fig. 1c show that the bird’s
beak of the IPD film can be efficiently inhibited by the plasma
nitridation method. Without the nitridation process, however, the
bird’s beak is shown to increase to 12 Å. Therefore, the CG coupling
ratio and threshold voltage Vth fluctuation are expected to be im-
proved by a suppression of the bird’s beak IPD edge. Figure 2 shows
the SIMS profiles of various nitrogen technologies that include MW
and rf plasma nitridation and the RTN mode. In the RTN mode, it is
difficult to control the precise nitrogen profile due to the high ther-
mal budget; thus, nitrogen easily accumulates on the
SiO2/polysilicon interface. Oppositely, a high nitrogen peak on the
SiO2 surface was observed during both the MW and rf plasma ni-
tridation methods. This demonstrates that the plasma nitridation
technologies are appropriate for the aggressive deep-submicrometer
devices due to their solid control of the nitrogen distribution. The
programming voltage VPGM for 4 V of threshold voltage Vth at 2
ms and EOT vs the various plasma nitridation concentrations on the
FG surface are shown in Fig. 3. For the same Nit % in the IPD top
oxide, the VPGM of the plasma nitridation conditions can signifi-
cantly reduce 1.2 V compared with the pure IPD stack film no
plasma nitridation. The higher CG coupling ratio, brought on by the
increasing dielectric constant value and a suppression of the bird’s
beak on the IPD edge, provides the major contribution. Hence, the
plasma nitridation methods allow the thicker IPD physical film to
reduce the tunneling current without sacrificing the IPD capacitance
and the programming speed. Furthermore, the condition of the rf
plasma nitridation without PNA only obtains 1.0 V of VPGM im-
provement and a slightly higher EOT level in comparison. The in-
active nitrogen on the FG surface results in a lower dielectric con-
stant value and very slight bird’s beak on the IPD edge. The CG
coupling relationship can be expressed as the following equation
VT
FG
= G  VT
CG
G =
CFC
CFC + Cother
Here, VT
FG and VT
CG are the potential of FG and CG, respectively.
CFC and Cother represent the capacitance of FG related to CG and the
sum of other electrodes, respectively. Therefore, the CG G related
to an FG express is raised 6% through plasma nitridation due to a
1.2 V reduction in the programming voltage. The VERS not shown
here can be reduced by 0.5 V because electrons injected from the
CG can be inhibited by the nitrided top oxide of the IPD stack film.
A comparison of the electric field strength of the nitrided IPD stack
films and the various plasma nitridation modes is shown in Fig. 4. InDownloaded 17 Jan 2012 to 140.114.195.186. Redistribution subject to Ethe Fowler–Nordheim tunnel region, it is apparent that 500°C of
MW and rf plasma nitridation at room temperature with PNA ap-
plied onto the FG surface have a higher rate of gate leakage Ig than
the plasma nitridation without PNA. The high thermal budget is
suspected of deteriorating the surface roughness of FG and produc-
ing an inferior IPD quality due to phosphorus diffusion.6 Thus, rf
plasma nitridation at room temperature without PNA shows lower
gate leakage current. In considering both the programming speed
and the current leakage in rf plasma nitridation modes, it is the
trade-off between adding PNA and skipping the PNA step.
The effect of plasma nitridation on FG for data retention is
shown in Fig. 5. The accumulation curve of Vth for 576 bit memory
cells has a wider distribution at 200°C for 5 h baking due to charge
loss. To clarify the root cause of Vth distribution, four types of ma-
trix configurations have been designed. All memory cells, simulta-
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Figure 1. a Schematic diagram of device cross section along bit line, b
device cross section along word line, and c IPD edge profile along bit-line
direction vs various plasma nitridation concentrations.CS license or copyright; see http://www.ecsdl.org/terms_use.jsp
H906 Journal of The Electrochemical Society, 157 9 H904-H907 2010neously, in which the high and low threshold voltages are repre-
sented as “H” and “L,” respectively, are controlled by the electron
injection amount. Figure 6a-d shows the matrix configurations
which contain the intervals of low Vth between two high Vth memory
cells, the high Vth memory cells along bit lines, the high Vth of
memory cells along word lines, and the high Vth in all memory cells,
respectively. After 5 h baking at 250°C, the Vth accumulation curve
of the charging loss characteristic is shown in Fig. 6e. Figure 6a and
b expresses wide Vth distribution that originated from the electron
loss. In contrast, in Fig. 6c and d, the Vth value is sustained without
the electron loss. Therefore, the possible electron leakage path re-
sulting from plasma nitridation on an STI surface and along the
word-line direction is suspected to be the root cause of data reten-
tion failure.
A chemical wet etching is proposed to address the charge loss
problem. A chemical solvent with 0.125% DHF can selectively re-
move the SiON-like film on an STI surface without damaging the
SiN-like film on an FG surface. Figure 7 illustrates the Nit % dif-
ference for both SiON- and SiN-like film during DHF wet etching.
No obvious Nit % drop was found on the SiN-like film. In contrast,
the Nit % on the SiON-like film was absolutely reduced. This means
that the DHF chemical can selectively remove the SiON-like residue
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Figure 2. SIMS data of nitrogen distribution on SiO2/Si samples with two
types of plasma mode and RTN mode.
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Figure 3. Cell characteristics of EOT and programming voltage vs different
nitridation conditions.Downloaded 17 Jan 2012 to 140.114.195.186. Redistribution subject to Eon an STI surface without losing Nit % on the FG surface. There-
fore, the charge loss originating from the SiON residue can be pre-
vented using a DHF wet etching method. TEM pictures of FG fea-
tures with and without the application of the 0.125% of DHF wet
etching process are shown in Fig. 8b and a, respectively. Through
plasma nitridation, the SiON- and SiN-like films formed on the STI
and FG surfaces see Fig. 8a. To use high selectivity DHF wet
etching, the SiON-like residue on the STI surface can be absolutely
removed, leaving the SiN-like compound on the FG surface see
Fig. 8b. Hence, this method provides an easy way to solve the
problem of data retention for reliability without sacrificing the GCR
capability.
Conclusions
The technologies of plasma nitridation on IPD have been exten-
sively investigated. The low temperature of the MW mode and the
room temperature of the rf mode with PNA can prevent the IPD
stack film from the bird’s beak and enhance operation speed. Al-
though the room temperature of the rf mode without PNA expresses
a lower gate leakage current in the Fowler–Nordheim tunneling re-
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Downloaded 17 Jan 2012 to 140.114.195.186. Redistribution subject to Egion; however, the inactive nitrogen onto the FG results in a slower
programming speed. Besides, the charge loss originated from the
plasma nitridation is verified by the four types of threshold voltage
feature, and leakage path is found to be along the word line. We
demonstrate that the SiON-like residue on the STI surface is the root
cause of the charge loss and the high selectivity of the DHF chemi-
cal can effectively remove the SiON-like residue without degrading
the control gate coupling ratio. The plasma nitridation method in-
corporated with DHF wet etching approach can extend the FG
NAND flash memory to the 40 nm generation.
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